View AT49LV4096A_1229478.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 features ? single-voltage read/write operation: 2.7v to 3.6v (bv), 3.0v to 3.6v (lv) fast read access time ? 70 ns internal erase/program control sector architecture ? one 8k word (16k bytes) boot block with programming lockout ? two 4k word (8k bytes) parameter blocks ? one 240k word (480k bytes) main memory array block fast sector erase time ? 10 seconds byte-by-byte or word-by-word programming ? 30 s typical hardware data protection data polling for end of program detection low power dissipation ? 25 ma active current ? 50 a cmos standby current typical 10,000 write cycles description the at49bv/lv4096a is a 3-volt, 4-megabit flash memory organized as 524,288 words of 8 bits each or 256k words of 16 bits each. manufactured with atmel?s advanced nonvolatile cmos technology, the device offers access times to 70 ns with power dissipation of just 67 mv at 2.7v read. when deselected, the cmos standby current is less than 50 a. the device contains a user-enabled ?boot block? protection feature. the at49bv/lv4096a locates the boot block at lowest order addresses (?bottom boot?). to allow for simple in-system reprogrammability, the at49bv/lv4096a does not require high input voltages for programming. reading data out of the device is similar to reading from an eprom; it has standard ce , oe and we inputs to avoid bus con- tention. reprogramming the at49bv/lv4096a is performed by first erasing a block of data and then programming on a byte-by-byte or word-by-word basis. pin configurations pin name function a0 - a17 addresses ce chip enable oe output enable we write enable reset reset vpp vpp can be left unconnected or connected to vcc, gnd, 5v or 12v. the input has no effect on the operation of the device. i/o0 - i/o15 data inputs/outputs i/o15(a-1) i/o15 (data input/output, word mode) a-1 (lsb address input, byte mode) byte selects byte or word mode nc no connect 4-megabit (512k x 8/ 256k x 16) single 2.7-volt battery-voltage ? flash memory at49bv4096a AT49LV4096A rev. 1618g?flash?10/03
2 at49bv/lv4096a 1618g?flash?10/03 at49bv/lv4096a soic (sop) at49bv/lv4096a cbga 7 x 7 mm top view (ball down) note: ? ? denotes a white dot on the package. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 vpp nc a17 a7 a6 a5 a4 a3 a2 a1 a0 ce gnd oe i/o0 i/o8 i/o1 i/o9 i/o2 i/o10 i/o3 i/o11 reset we a8 a9 a10 a11 a12 a13 a14 a15 a16 byte gnd i/o15/a-1 i/o7 i/o14 i/o6 i/o13 i/o5 i/o12 i/o4 vcc a b c d e f 1 234567 a13 a14 a15 a16 byte gnd a11 a10 a12 i/o14 i/o15 i/o7 a8 we a9 i/o5 i/o6 i/o13 vpp rst nc i/o11 i/o12 i/o4 nc nc nc i/o2 i/o3 vcc nc a17 a6 i/o8 i/o9 i/o10 a7 a5 a3 ce i/o0 i/o1 8 a4 a2 a1 a0 gnd oe at49bv/lv4096a tsop top view type 1 AT49LV4096A cbga 6 x 8 mm top view (ball down) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 a15 a14 a13 a12 a11 a10 a9 a8 nc nc we reset vpp nc nc nc a17 a7 a6 a5 a4 a3 a2 a1 a16 byte gnd i/o15/a-1 i/o7 i/o14 i/o6 i/o13 i/o5 i/o12 i/o4 vcc i/o11 i/o3 i/o10 i/o2 i/o9 i/o1 i/o8 i/o0 oe gnd ce a0 rdy/busy nc nc nc i/o2 i/o10 i/o11 i/o3 a3 a4 a2 a1 a0 ce oe vss a7 a17 a6 a5 i/o0 i/o8 i/o9 i/o1 we reset v pp nc i/o5 i/o12 vcc i/o4 a9 a8 a10 a11 i/o7 i/o14 i/o13 i/o6 a13 a12 a14 a15 a16 byte i/o15 vss a b c d e f g h 1 23456 /a-1
3 at49bv/lv4096a 1618g?flash?10/03 description (continued) the device is erased by executing the erase command sequence; the device internally controls the erase operation. the memory is divided into four blocks for erase opera- tions. there are two 4k word parameter block sections, the boot block, and the main memory array block. the typical number of program and erase cycles is in excess of 10,000 cycles. the 8k word boot block section includes a reprogramming lock out feature to provide data integrity. this feature is enabled by a command sequence. once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 5.5 volts or less ar e used. the boot sector is designed to contain user secure code. the byte pin controls whether the device data i/o pins operate in the byte or word con- figuration. if the byte pin is set at a logic ?1? or left open, the device is in word configuration, i/o0 - i/o15 are active and controlled by ce and oe . if the byte pin is set at logic ?0?, the device is in byte configuration, and only data i/o pins i/o0 - i/o7 are active and controlled by ce and oe . the data i/o pins i/o8 - i/o14 are tri-stated and the i/o15 pin is used as an input for the lsb (a-1) address function. block diagram device operation read: the at49bv/lv4096a is accessed like an eprom. when ce and oe are low and we is high, the data stored at the memory location determined by the address pins is asserted on the outputs. the outputs are put in the high-impedance state whenever ce or oe is high. this dual-line control gives designers flexibility in preventing bus contention. command sequences: when the device is first powered on, it will be reset to the read or standby mode, depending upon the state of the control line inputs. in order to perform other device functions, a series of command sequences are entered into the device. the command sequences are shown in the command definitions table (i/o8 - i/o15 are don?t care inputs for the command codes). the command sequences are writ- ten by applying a low pulse on the we or ce input with ce or we low (respectively) and oe high. the address is latched on the falling edge of ce or we , whichever occurs last. the data is latched by the first rising edge of ce or we . standard microprocessor write vcc gnd oe control logic data inputs/outputs i/o0 - i/o15 we ce reset address inputs y decoder input/output buffers program data latches y-gating 3ffff main memory (240k words) parameter block 2 4k words parameter block 1 4k words boot block 8k words 04000 03fff 03000 02fff x decoder 02000 01fff 00000
4 at49bv/lv4096a 1618g?flash?10/03 timings are used. the address locations used in the command sequences are not affected by entering the command sequences. reset: a reset input pin is provided to ease some system applications. when reset is at a logic high level, the device is in its standard operating mode. a low level on the reset input halts the present device operation and puts the outputs of the device in a high-impedance state. when a high level is reasserted on the reset pin, the device returns to the read or standby mode, depending upon the state of the control inputs. by applying a 12v 0.5v input signal to the reset pin, the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see ?boot block programming lockout override? section). erasure: before a byte or word can be reprogrammed, it must be erased. the erased state of memory bits is a logic ?1?. t he entire device can be erased by using the chip erase command or individual sectors can be erased by using the sector erase commands. chip erase: the entire device can be erased at one time by using the 6-byte chip erase software code. after the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. the maximum time to erase the chip is t ec . if the boot block lockout has been enabled, the chip erase will not erase the data in the boot block; it will erase the main memory block and the parameter blocks only. after the chip erase, the device will return to the read or standby mode. sector erase: as an alternative to a full chip erase, the device is organized into four sectors that can be individually erased. there are two 4k word parameter block sec- tions, one boot block, and the main memory array block. the sector erase command is a six-bus cycle operation. the sect or address is latched on the falling we edge of the sixth cycle while the 30h data input command is latched at the rising edge of we . the sector erase starts after the rising edge of we of the sixth cycle. the erase operation is internally controlled; it will automatically time to completion. whenever the main memory block is erased and reprogrammed, the two parameter blocks should be erased and reprogrammed before the main memory block is erased again. whenever a parameter block is erased and reprogrammed, the other parameter block should be erased and reprogrammed before the first parameter block is erased again. whenever the boot block is erased and reprogrammed, the main memory block and the parameter blocks should be erased and reprogrammed before the boot block is erased again. byte/word programming: once a memory block is erased, it is programmed (to a logic ?0?) on a byte-by-byte or word-by-word basis. programming is accomplished via the internal device command register and is a four-bus cycle operation. the device will automatically generate the required internal program pulses. any commands written to the chip during the embedded programming cycle will be ignored. if a hardware reset happens during programming, the data at the location being programmed will be corrupted. please note that a data ?0? cannot be programmed back to a ?1?; only erase operations can convert ?0?s to ?1?s. programming is completed after the specified t bp cycle time. the data polling feature may also be used to indicate the end of a program cycle. boot block programming lockout: the device has one designated block that has a programming lockout feature. this feature prevents programming of data in the designated block once the feature has been enabled. the size of the block is 8k words. this block, referred to as the boot block, can contain secure code that is used to bring up the system. enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. this feature does not have to be
5 at49bv/lv4096a 1618g?flash?10/03 activated; the boot block?s usage as a write-protected region is optional to the user. the address range of the boot block is 00000h to 01fffh. once the feature is enabled, the data in the boot block can no longer be erased or pro- grammed when input levels of 5.5v or less are used. data in the main memory block can still be changed through the regular progr amming method. to activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. please refer to the command definitions table. boot block lockout detection: a software method is available to determine if programming of the boot block section is locked out. when the device is in the software product identification mode (see software product identification entry and exit sections) a read from the following address location will show if programming the boot block is locked out ? 00002h. if the data on i/o0 is low, the boot block can be programmed; if the data on i/o0 is high, the program lockout feature has been enabled and the block cannot be programmed. the software product identification exit code should be used to return to standard operation. boot block programming lockout override: the user can override the boot block programming lockout by taking the reset pin to 12 volts during the entire chip erase, sector erase or word programming operation. when the reset pin is brought back to ttl levels, the boot block programming lockout feature is again active. product identification: the product identification mode identifies the device and manufacturer as atmel. it may be accessed by hardware or software operation. the hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the atmel product. for details, see ?operating modes? (for hardware operation) or ?software product identi- fication entry/exit? on page 12. the manufacturer and device codes are the same for both modes. data polling: the at49bv/lv4096a features data polling to indicate the end of a program cycle. during a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on i/o7. once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. during a chip or sector erase operation, an attempt to read the device will give a ?0? on i/o7. once the program or erase cycle has completed, true data will be read from the device. data poll- ing may begin at any time during the program cycle. toggle bit: in addition to data polling, the at49bv/lv4096a provides another method for determining the end of a program or erase cycle. during a program or erase operation, successive attempts to read data from the device will result in i/o6 toggling between one and zero. once the program cycle has completed, i/o6 will stop toggling and valid data will be read. examining the toggle bit may begin at any time during a pro- gram cycle. hardware data protection: hardware features protect against inadvertent pro- grams to the at49bv/lv4096a in the following ways: (a) v cc sense: if v cc is below 1.8v (typical), the program function is inhibited. (b) v cc power on delay: once v cc has reached the v cc sense level, the device will automatically time out 10 ms (typical) before programming. (c) program inhibit: holding any one of oe low, ce high or we high inhibits program cycles. (d) noise filter: pulses of less than 15 ns (typical) on the we or ce inputs will not initiate a program cycle. input levels: while operating with a 2.7v to 3.6v power supply, the address and control inputs (oe , ce and we ) may be driven from 0 to 5.5v without adversely affect- ing the operation of the device. the i/o lines can only be driven from 0 to v cc + 0.6v.
6 at49bv/lv4096a 1618g?flash?10/03 notes: 1. the data format in each bus cycle is as follows: i/o15 - i/o8 (don?t care); i/o7 - i/o0 (hex). the address format in each bus cycle is as follows: a15 - a0 (hex), a-1, and a15 - a17 (don?t care). 2. the boot sector has the address range 00000h to 01fffh. 3. either one of the product id exit commands can be used. 4. sa = sector addresses: (a17 - a0) sa = 01xxx for boot block sa = 02xxx for parameter block 1 sa = 03xxx for parameter block 2 sa = 3fxxx for main memory array command definition (in hex) (1) command sequence bus cycles 1st bus cycle 2nd bus cycle 3rd bus cycle 4th bus cycle 5th bus cycle 6th bus cycle addr data addr data addr data addr data addr data addr data read 1 addr d out chip erase 6 5555 aa 2aaa 55 5555 80 5555 aa 2aaa 55 5555 10 sector erase 6 5555 aa 2aaa 55 5555 80 5555 aa 2aaa 55 sa (4) 30 byte/word program 4 5555 aa 2aaa 55 5555 a0 addr d in boot block lockout (2) 6 5555 aa 2aaa 55 5555 80 5555 aa 2aaa 55 5555 40 product id entry 3 5555 aa 2aaa 55 5555 90 product id exit (3) 3 5555 aa 2aaa 55 5555 f0 product id exit (3) 1xxxxf0 absolute maximum ratings* temperature under bias ............................... -55 c to +125 c *notice: stresses beyond those listed under ?absolute maximum ratings? may cause permanent dam- age to the device. this is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. storage temperature .................................... -65 c to +150 c all input voltages (including nc pins) with respect to ground ...................................-0.6v to +6.25v all output voltages with respect to ground .............................-0.6v to v cc + 0.6v voltage on reset with respect to ground ...................................-0.6v to +13.5v
7 at49bv/lv4096a 1618g?flash?10/03 notes: 1. x can be v il or v ih . 2. refer to ac programming waveforms. 3. v h = 12.0v 0.5v. 4. manufacturer code: 161fh device code: 1692h 5. see details under ?software product identification entry/exit? on page 12. note: in the erase mode, i cc is 50 ma. dc and ac operating range AT49LV4096A-70 at49bv4096a-90 operating temperature (case) com. n/a 0 c - 70 c ind. -40 c - 85 c-40 c - 85 c v cc power supply 3.0v - 3.6v 2.7v - 3.6v operating modes mode ce oe we reset ai i/o read v il v il v ih v ih ai d out program/erase (2) v il v ih v il v ih ai d in standby/program inhibit v ih x (1) xv ih xhigh-z program inhibit x x v ih v ih xv il xv ih output disable x v ih xv ih high-z reset xxxv il xhigh-z product identification hardware v il v il v ih v ih a1 - a17 = v il , a9 = v h (3) a0 = v il manufacturer code (4) a1 - a17 = v il , a9 = v h (3) a0 = v ih device code (4) software (5) v ih a0 = v il , a1 - a17 = v il manufacturer code (4) a0 = v ih , a1 - a17 = v il device code (4) dc characteristics symbol parameter condition min max units i li input load current v in = 0v to v cc 10.0 a i lo output leakage current v i/o = 0v to v cc 10.0 a i sb1 v cc standby current cmos ce = v cc - 0.3v to v cc 50.0 a i sb2 v cc standby current ttl ce = 2.0v to v cc 0.5 ma i cc (1) v cc active current f = 5 mhz; i out = 0 ma 25.0 ma v il input low voltage 0.6 v v ih input high voltage 2.0 v v ol output low voltage i ol = 2.1 ma 0.45 v v oh output high voltage i oh = -400 a 2.4 v
8 at49bv/lv4096a 1618g?flash?10/03 ac read waveforms (1)(2)(3)(4) notes: 1. ce may be delayed up to t acc - t ce after the address transition without impact on t acc . 2. oe may be delayed up to t ce - t oe after the falling edge of ce without impact on t ce or by t acc - t oe after an address change without impact on t acc . 3. t df is specified from oe or ce , whichever occurs first (c l = 5 pf). 4. this parameter is characterized and is not 100% tested. input test waveforms and measurement level t r , t f < 5 ns output test load ac read characteristics symbol parameter AT49LV4096A-70 at49bv4096a-90 units min max min max t acc address to output delay 70 90 ns t ce (1) ce to output delay 70 90 ns t oe (2) oe to output delay 0 35 0 40 ns t df (3)(4) ce or oe to output float 0 25 0 25 ns t oh output hold from oe , ce or address, whichever occurred first 00ns t ro reset to output delay 800 800 ns oe reset ce t ce t oe t ro t acc t df t oh address high z output output address valid valid 2.4v 0.4v 3.3v 100 pf output pin 1.8k 1.3k
9 at49bv/lv4096a 1618g?flash?10/03 note: 1. this parameter is characterized and is not 100% tested. ac byte/word load waveforms we controlled ce controlled pin capacitance f = 1 mhz, t = 25 c (1) symbol typ max units conditions c in 46pfv in = 0v c out 812pfv out = 0v ac word load characteristics symbol parameter min max units t as , t oes address, oe setup time 0 ns t ah address hold time 70 ns t cs chip select setup time 0 ns t ch chip select hold time 0 ns t wp write pulse width (we or ce )70ns t ds data setup time 70 ns t dh , t oeh data, oe hold time 0 ns t wph write pulse width high 50 ns
10 at49bv/lv4096a 1618g?flash?10/03 program cycle waveforms sector or chip erase cycle waveforms notes: 1. oe must be high only when we and ce are both low. 2. for chip erase, the address should be 5555. for sector erase, the address depends on what sector is to be erased. (see note 4 under command definitions.) 3. for chip erase, the data should be 10h, and for sector erase, the data should be 30h. program cycle characteristics symbol parameter min typ max units t bp byte/word programming time 30 s t as address setup time 0 ns t ah address hold time 70 ns t ds data setup time 70 ns t dh data hold time 0 ns t wp write pulse width 70 ns t wph write pulse width high 50 ns t ec erase cycle time 10 seconds oe input data address a0 55 5555 5555 aa 2aaa t bp t wph t wp ce we t as t ah t dh t ds 5555 aa program cycle a0-a17 data oe (1) aa 80 55 55 5555 5555 aa 2aaa 2aaa t wph t wp ce we t as t ah t ec t dh t ds 5555 a0-a17 data note 2 note 3 word 0 word 1 word 2 word 3 word 4 word 5
11 at49bv/lv4096a 1618g?flash?10/03 notes: 1. these parameters are characterized and not 100% tested. 2. see t oe spec in ?ac read characteristics? on page 8. data polling waveforms notes: 1. these parameters are characterized and not 100% tested. 2. see t oe spec in ?ac read characteristics? on page 8. toggle bit waveforms (1)(2)(3) notes: 1. toggling either oe or ce or both oe and ce will operate toggle bit. the t oehp specification must be met by the toggling input(s). 2. beginning and ending state of i/o6 will vary. 3. any address location may be used but the address should not vary. data polling characteristics (1) symbol parameter min typ max units t dh data hold time 10 ns t oeh oe hold time 10 ns t oe oe to output delay (2) ns t wr write recovery time 0 ns a0-a17 i/o7 oe an an an an an high z ce we t dh t oe t oeh t wr toggle bit characteristics (1) symbol parameter min typ max units t dh data hold time 10 ns t oeh oe hold time 10 ns t oe oe to output delay (2) ns t oehp oe high pulse 150 ns t wr write recovery time 0 ns t wr t oeh t dh t oe t oehp high z i/o6 we ce oe
12 at49bv/lv4096a 1618g?flash?10/03 software product identification entry (1) software product identification exit (1)(6) notes: 1. data format: i/o15 - i/o8 (don?t care); i/o7 - i/o0 (hex) address format: a15 - a0 (hex), a-1, and a15 - a17 (don?t care). 2. a1 - a17 = v il . manufacturer code is read for a0 = v il ; device code is read for a0 = v ih . 3. the device does not remain in identification mode if powered down. 4. the device returns to standard operation mode. 5. manufacturer code: 161fh device code: 1692h 6. either one of the product id exit commands can be used. load data aa to address 5555 load data 55 to address 2aaa load data 90 to address 5555 enter product identification mode (2)(3)(5) load data aa to address 5555 load data 55 to address 2aaa load data f0 to address 5555 exit product identification mode (4) or load data f0 to any address exit product identification mode (4) boot block lockout enable algorithm (1) notes: 1. data format: i/o15 - i/o8 (don?t care); i/o7 - i/o0 (hex) address format: a15 - a0 (hex), a-1, and a15 - a17 (don?t care). 2. boot block lockout feature enabled. load data aa to address 5555 load data 55 to address 2aaa load data 80 to address 5555 load data aa to address 5555 load data 55 to address 2aaa load data 40 to address 5555 pause 1 second (2)
13 at49bv/lv4096a 1618g?flash?10/03 ordering information t acc (ns) i cc (ma) ordering code package operation range active standby 70 25 0.05 AT49LV4096A-70c1i AT49LV4096A-70c5i AT49LV4096A-70ti 48c1 48c5 48t industrial (-40 to 85 c) 90 25 0.05 at49bv4096a-90c1c at49bv4096a-90c5c at49bv4096a-90rc at49bv4096a-90tc 48c1 48c5 44r 48t commercial (0 to 70 c) 90 25 0.05 at49bv4096a-90ti 48t industrial (-40 to 85 c) package type 48c1 48-ball, 7 x 7 mm, chip-size ball grid array package (cbga) 48c5 48-ball, 6 x 8 mm, chip-size ball grid array package (cbga) 44r 44-lead, 0.525" wide, plastic gull wing small outline (soic) 48t 48-lead, 12 x 20 mm, plastic thin small outline package (tsop)
14 at49bv/lv4096a 1618g?flash?10/03 packaging information 48c1 ? cbga 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 48c1 , 48-ball (8 x 6 array) 0.75 mm pitch, 7 x 7 x 1.2 mm chip-scale ball grid array package (cbga) a 48c1 04/11/01 a b c d e f 8 6 7 54321 3.75 (0.148) 1.625 (0.064)ref 0.30 (0.012) dia ball typ 0.875 (0.034) ref 5.25 (0.207) 7.10(0.280) 6.90(0.272) 1.20(0.047) max 0.15 (0.006)min 7.10(0.280) 6.90(0.272) 0.75 (0.0295) bsc non-accumulative a1 id 0.75 (0.0295) bsc non-accumulative top view side view bottom view dimensions in millimeters and (inches) controlling dimension: millimeters
15 at49bv/lv4096a 1618g?flash?10/03 48c5 ? cbga 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 48c5 , 48-ball (6 x 8 array), 0.80 mm pitch, 6 x 8 x 1.2 mm chip-scale ball grid array package (cbga) a 48c5 10/18/01 dimensions in millimeters and (inches). controlling dimension: millimeters. a b c d e f g h 6 54321 5.60 (0.220) 0.40 (0.016) dia ball typ 4.00(0.157) 1.20 (0.047) max 0.25 (0.010)min 6.10 (0.240) 5.90 (0.232) 8.10 (0.319) 7.90 (0.311) 0.80 (0.0315) bsc non-accumulative 1.20 (0.047) ref 1.00(0.039) ref a1 id 0.80 (0.0315) bsc non-accumulative top view side view bottom view
16 at49bv/lv4096a 1618g?flash?10/03 44r ? soic 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 44r , 44-lead (0.525" body) plastic gull wing small outline (soic) a 44r 04/11/01 0.508(0.020) 0.356(0.014) 13.46(0.530) 13.21(0.520) 16.18(0.637) 15.82(0.623) 1.27(0.050) bsc 28.32(1.115) 28.07(1.105) 2.67(0.105) 2.41(0.095) 0.33(0.130) 1.27(0.050) 0.250(0.010) 0.100(0.004) 1.00(0.039) 0.60(0.024) 0o ~ 8o pin 1 dimensions in millimeters and (inches). controlling dimension: inches.
17 at49bv/lv4096a 1618g?flash?10/03 48t ? tsop 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 48t , 48-lead (12 x 20 mm package) plastic thin small outline package, type i (tsop) b 48t 10/18/01 pin 1 0o ~ 8o d1 d pin 1 identifier b e e a a2 c l gage plane seating plane l1 a1 common dimensions (unit of measure = mm) symbol min nom max note notes: 1. this package conforms to jedec reference mo-142, variation dd. 2. dimensions d1 and e do not include mold protrusion. allowable protrusion on e is 0.15 mm per side and on d1 is 0.25 mm per side. 3. lead coplanarity is 0.10 mm maximum. a ? ? 1.20 a1 0.05 ? 0.15 a2 0.95 1.00 1.05 d 19.80 20.00 20.20 d1 18.30 18.40 18.50 note 2 e 11.90 12.00 12.10 note 2 l 0.50 0.60 0.70 l1 0.25 basic b 0.17 0.22 0.27 c 0.10 ? 0.21 e 0.50 basic
printed on recycled paper. 1618g?flash?10/03 /xm disclaimer: atmel corporation makes no warranty for the use of its products , other than those expressly contained in the company?s standar d warranty which is detailed in atmel?s terms and conditions located on the company?s web site. the company assumes no responsibi lity for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time wi thout notice, and does not make any commitment to update the information contained her ein. no licenses to patents or other intellectual property of atmel are granted by the company in connection with the sale of atmel products , expressly or by implication. atmel?s products are not aut horized for use as critical components in life support devices or systems. atmel corporation atmel operations 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 487-2600 regional headquarters europe atmel sarl route des arsenaux 41 case postale 80 ch-1705 fribourg switzerland tel: (41) 26-426-5555 fax: (41) 26-426-5500 asia room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon hong kong tel: (852) 2721-9778 fax: (852) 2722-1369 japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel: (81) 3-3523-3551 fax: (81) 3-3523-7581 memory 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 microcontrollers 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 la chantrerie bp 70602 44306 nantes cedex 3, france tel: (33) 2-40-18-18-18 fax: (33) 2-40-18-19-60 asic/assp/smart cards zone industrielle 13106 rousset cedex, france tel: (33) 4-42-53-60-00 fax: (33) 4-42-53-60-01 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 scottish enterprise technology park maxwell building east kilbride g75 0qr, scotland tel: (44) 1355-803-000 fax: (44) 1355-242-743 rf/automotive theresienstrasse 2 postfach 3535 74025 heilbronn, germany tel: (49) 71-31-67-0 fax: (49) 71-31-67-2340 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 biometrics/imaging/hi-rel mpu/ high speed converters/rf datacom avenue de rochepleine bp 123 38521 saint-egreve cedex, france tel: (33) 4-76-58-30-00 fax: (33) 4-76-58-34-80 literature requests www.atmel.com/literature ? atmel corporation 2003 . all rights reserved. atmel ? and combinations thereof are the registered trademarks and battery-voltage ? is the trademark of atmel corporation or its subsidiaries. other terms and product names may be the trademarks of others.

▲Up To Search▲

Price & Availability of AT49LV4096A

	To Download AT49LV4096A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .